

PATENT APPLICATION

2819

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
In re the Application of:

Yasuhisa SHIMAZAKI et al.

Appln. No.: 09/855,660 Group Art Unit:

Filed: May 16, 2001 Examiner: D. Chang

For: SEMICONDUCTOR INTEGRATED CIRCUIT HAVING HIGH-SPEED

AND LOW-POWER LOGIC GATES WITH COMMON TRANSISTOR SUBSTRATE POTENTIALS, AND DESIGN DATA RECORDING

MEDIUM THEREOF

AMENDMENT

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

Sir:

In response to the Office Action mailed June 18, 2003, please amend the above-identified patent application as indicated below.

Amendments to the Claims begin on page 2 of this paper.

Remarks begin on page 33 of this paper.